Ausdia

Monday, May 20, 2013

• Ausdia Receives Patent for System and Method for Automatically Managing Clock Relationships in Integrated Circuit Designs

  Ausdia, the leading developer of timing constraints verification and management solutions that complement timing signoff for complex system-on-chip (SoC) designs, has been ... read more